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power-neutrality efficiently to different scales of systems presents a significant challenge. In this article, we present Momentum, 1 a methodology combining the following novel aspects:
• A general approach for enabling Power Neutrality (PN), through dynamically scaling system performance, that can be applied to computing systems of different scales, from mobile to embedded ((1) in Figure 2 ).
• The combination of this PN approach with a software-based maximum power point tracking scheme (without requiring any external hardware for tracking or control units) that considers the efficiency of the entire system ((2) in Figure 2 ). This approach benefits from 93:4 D. Balsamo et al.
the unique opportunity to modulate the operating point, and hence power consumption, such that power neutrality is achieved and the overall system efficiency is maximized.
• A practical validation on embedded (an ultra low-power MCU operating from only the already-present 4.7μF decoupling capacitance) and mobile (a low-power eight-core MP-SoC found in typical smart-phones, requiring only 15.4mF of added energy storage) platforms.
The results show that Momentum works effectively on each platform, from both controlled energy sources and real energy harvesting devices.
The Momentum methodology also incorporates existing state-of-the-art Transient Computing (TC) approaches ((3) in Figure 2 ) in cases where the power from EH is insufficient for the system to operate even in its lowest mode, enabling computation to be sustained despite power outages. This is achieved by saving the system's state before a power failure occurs, and restoring it once the power supply recovers. As shown in Figure 2 , the combination of these three contributions results in greater forward progress in application execution.
Momentum is designed to be broadly applicable across a range of computing scales and energy harvesting sources rather than being customised for a specific platform and/or source. Because of this, less emphasis in the remainder of the article is placed on modelling of the energy harvesting source in favour of detailed characterisation of each energy harvesting source (Section 3.2) to assess the performance of Momentum.
Background and related works are presented in Section 2. Momentum is then detailed in Section 3 and modelled in Section 4, where experimental parameters are determined for the practical validation presented in Section 5. Results from these experiments on a Texas Instruments MCU and an ODROID XU-4 MP-SoC with real energy harvesting sources are presented in Section 6.
BACKGROUND AND RELATED WORK
This section surveys previous work, summarising existing research surrounding control strategies for power-neutral systems, MPPT, and transient computing.
Control Strategies for Power Neutral Operation
Different controls to adjust the power consumption of systems at runtime exist with their implementation and availability dependent on the type of processing unit present in the system. In smaller single-core MCUs, Dynamic Power Management (DPM) and dynamic frequency scaling (DFS) can be used, whilst in larger MP-SoCs more sophisticated techniques exist such as dynamic voltage and frequency scaling (DVFS) [10] and core hot-plugging [11] . Many runtime approaches to manage and adapt these controls have been proposed for energy-aware and charging-aware power management on single-core embedded systems [12] and multi-core embedded systems [13, 14] . However, these schemes are focused on minimising power consumption given specific performance constraints rather than maximising performance given specific power constraints.
SolarTune [15] , a storageless system with a multicore CPU directly coupled to an EH source, uses harvesting-aware runtime task scheduling (in the same way as in Reference [16] ) to adjust system performance based on the predicted availability of harvested energy. This, however, relies on accurate prediction of future power availability, making it unsuitable for unpredictable EH sources (such as wind or indoor PV cells). Additionally, SolarTune incorporates a backup power supply for when the harvested power is insufficient. Task-based approaches have also been proposed, where the system uses sufficient energy storage for the execution of small tasks [7, 17] . These small tasks (such as sampling or transmitting data) are only performed when enough energy is stored in the small capacitor. These approaches, however, do not incorporate any adaptation of the system's performance and hence suffer from reduced control granularity. Moreover, the use of these approaches results in additional overhead whilst saving the system's state between tasks.
To address these issues, more recent research has proposed the power-neutral operating paradigm (similar to the power elastic approach [18] , which is focussed on managing computational workloads according to existing power constraints), which dynamically adjust the system's performance in real time whilst tracking the available harvested power by maintaining a stable operating voltage [9, 19] . These existing approaches, however, aim to maintain a single static operating voltage that does not necessarily correspond to the maximum power point of the system and hence do not perform as efficiently as they could. Figure 3 shows a typical energy harvesting system employing hardware-based MPPT. This consists of a switching-mode power converter and Maximum Power Point (MPP) controller to adjust the impedance Z in1 and therefore provide maximum power to the energy buffer and the workload (i.e., computing unit). The MPP controller implements this adjustment, by measuring the voltage and the current of the EH source, and drives the DC-DC converter by using Pulse Width Modulation (PWM) [20] or Pulse Frequency Modulation (PFM) control schemes [21] . This introduces significant energy loss associated with the DC-DC converter, which typically ranges between 40% (in the case of PWM schemes, as they generally present poor efficiency due to the switching loss) and 10% (in the case of PFM schemes) [22] , along with additional hardware and software control. This arrangement de-couples the energy harvesting source from the workload [23] .
Maximum Power Point Tracking Approaches
These units (such as those adopted in References [24] and [7] ) use a boost converter with integrated MPPT to convert the input voltage to a suitable level for charging an energy buffer, and therefore a buck converter is used (as a voltage regulator in Figure 3 ) to provide the required output voltage.
However, this architecture significantly increases the weight, size and cost of devices due to the MPP control circuitry and large energy buffer. In addition to this, typical MPPT configurations only allow for control of the first stage (MPPT Circuitry) impedance (Z in1 as shown in Figure 3 ) as the first and second stages are de-coupled. The overall system efficiency is, however, governed by the impedances (Z in1 and Z in2 ) of both stages (MPPT Circuitry and Computing Unit) and therefore the performance of the voltage regulator in stage 2 can have a significant impact, as this regulator is often an inefficient linear regulator that is built-in on-chip. An alternative approach, which provides greater efficiency, is to implement an entirely customised energy harvesting system in VLSI. In Reference [25] , the authors discuss state-of-the-art micro-scale energy harvesting systems and conclude that to ensure efficient operation, the entire system needs to be optimized in a holistic way. However, such thorough customisation limits the system to one specific energy harvesting source and application.
For example, in Reference [26] , the authors demonstrate high efficiency maximum power point tracking for micro-power applications. The proposed hardware introduces minimal power overheads; however, it is highly complex and finely tuned for a specific energy harvesting source. Additionally, although both of these articles propose a holistic approach to designing the "front-end" energy harvesting circuitry (by considering the transducer, power converter and energy buffer type), little consideration is given to the power profile of the attached computing unit and its application.
Transient Computing Techniques
When considering embedded systems powered by energy harvesting, it is important to accommodate the unpredictable, and often transient, nature of the power source. Various approaches for transient computing exist to facilitate system state retention and restore, which allow the system to continue executing where it left off after a supply interruption [27] . Broadly, these can be classified into two categories: software-based approaches [28, 29] , where the system's state (e.g., core and general-purpose registers and main RAM memory) is saved into a Non-Volatile Memory (NVM) before a power failure occurs and restored once the power supply recovers, and hardware-assisted approaches [30, 31] , where the entire system is designed to be non-volatile (e.g., a unified lowpower NVM system with non-volatile core and general-purpose registers). As Momentum aims to be broadly applicable, without dictating a specific hardware platform, it incorporates a softwarebased transient computing approach, Hibernus [28] , which has a low time and energy overhead whilst saving the system's state [32] . Additionally, recent advances in non-volatile memory technology mean that software-based transient computing techniques are becoming much more power efficient as NVM read and write operations require less power [33, 34] .
Summary
This section has surveyed previous research surrounding power neutrality, MPPT, and transient computing techniques, identifying the following three unsolved challenges:
• Existing power-neutral control schemes aim to stabilise the operating voltage at a fixed value, which does not necessarily correspond to the maximum power point of the system. • Because systems typically operate under energy-neutral conditions, external tracking or control units are required for maximum power point tracking, adding complexity. Additionally, this external circuitry needs to be customised to the energy harvesting source.
• Existing power-neutral control schemes are "specialised" for particular hardware platforms, and hence are not transferable between computing units of different scales.
Momentum provides a solution to these challenges, in the form of a power-neutral control scheme (Section 3.1) where the system's operating point is dynamically adjusted in accordance with the changing maximum power point. This is performed without additional energy storage or customised hardware taking into account the whole system efficiency. Whilst optimised hardware would inevitably lead to improved efficiency when tuned for a specific application [25, 26] , Momentum is a broadly applicable control approach that does not require any customised hardware and can be implemented on existing platforms using only a few additional "off-the-shelf " components. Moreover, Momentum is broadly applicable to systems of varying scale taking into account the overall system efficiency (Section 3.2). Figure 4 illustrates the proposed EH powered system using Momentum, where a computing unit is directly coupled to a time-varying EH source. Here, V C is the voltage across the small decoupling capacitance C that is tracked to perform MPPT, and V op is the voltage that the processing element (i.e., the MCU) is being operated at which ensures maximum computational efficiency. Compared to the system architecture presented in Figure 3 , this system does not require an additional MPP controller, DC-DC converter, or external energy buffer, as the MPPT is controlled by the proposed scheme. Here, computing unit refers to one or more processing elements of any scale (including anything from an ultra-low power single core MCU to a large heterogeneous MPSoC) in addition to a voltage regulator (used to maintain the desired pre-defined voltage level for the processing elements) and a small capacitance C (to guarantee the stability of the system). At its minimum, C is just the system's decoupling capacitance.
MOMENTUM DESIGN APPROACH
The "rectifier" element shown in Figure 4 represents the rectification circuitry required to convert the EH source voltage to a positive DC voltage and prevent back-flow of energy to the energy harvester and should be chosen for compatibility with the adopted energy harvesting source. For example, when incorporating a PV cell or TEG that provides a uni-polar output, a simple lowvoltage drop Schottky diode can be used. When considering a system powered by an AC source (e.g., when harvesting energy using piezoelectric elements or micro wind-turbines), an AC-DC rectifier must be employed. This can be a simple full-wave AC-DC rectifier with passive diodes or a hybrid rectifier that combines passive and active rectifiers together. Each of these solutions can be used in tandem with Momentum (without modification of the algorithm, simply by tuning the system efficiency profile); however, detailed consideration of these approaches is beyond the scope of this work. Figure 5 illustrates the ideal behaviour of Momentum. The first task is to efficiently restore the previous state of the system. Initially, as the voltage, V C , is below the minimum operating voltage, V min , the processing element(s) are powered down. As power becomes available, the processing element(s) are powered through the voltage regulator, and the system is placed in a low-power mode ((a) in Figure 5 ). It remains in this state until V C reaches the state restore threshold V restore . At this time, the system attempts to restore a previous state ((b) in Figure 5 ) where a prior save has been successful, else, the system is initialised.
In order for the system to operate under power neutrality, whilst tracking the MPP ((c) in Figure 5) , the system reacts to maintain V C at the voltage corresponding to the maximum system efficiency (V η−max ) and hence MPP. This is achieved by on-the-fly adjustment of the system operating point with respect to the voltage V C . This is discussed further in Section 3.1. The maximum efficiency considered here is the product of the EH source efficiency, η eh shown in Figure 4 and the intermediate voltage regulation efficiency, η vr . This is discussed further in Section 3.2.
Whilst the supply voltage remains above the state-save threshold, V save , the system continues to operate by dynamically adjusting the operating point according to the incoming power (powerneutrality, Section 3.1) and the efficiency of the overall system (maximum efficiency tracking, Section 3.2). Power-neutral operation is only feasible when the harvested power is greater than the system's minimum power consumption. For this reason, Momentum incorporates the facility for saving the system's state when a power outage is imminent. When the harvested power is not sufficient to achieve power neutrality, even at the processor's minimum operating point, the system's state is saved to non-volatile memory ((d) in Figure 5 ) when the supply voltage drops below V save (transient operation in Section 3.3). The system remains in a low-power mode until V C recovers ((e) in Figure 5 ). For the reasons outlined above, power-neutral systems are not suitable for use in applications that mandate continuous operation. An example of this could be a system for monitoring pollution levels of a particular area during the daytime. Figure 6 illustrates the operation of Momentum. When compared with previously published works, Momentum adds system-wide MPPT, enabled intrinsically through power-neutral operation (highlighted on Figure 6 ). Aside from this, Momentum also facilitates system save and restore, building on previous works [9, 28] as shown in Figure 6 . The restore area shows how the system's state is recovered, following a power failure. After recovering the system's state, the main application and PN + MPP tracking algorithm are started simultaneously. Finally, the save area shows how the system's state is saved when the harvested power becomes insufficient. Figure 5 illustrates the concept of power neutrality where the consumed power follows the available harvested power over time. To achieve this, the system must react by identifying the correct operating point and hence power consumption.
Power Neutral Tracking
To facilitate operating point adjustment, two dynamic voltage thresholds are used, V high and V low . These thresholds track the voltage, V C , which exists across the capacitance C. 2 V high and V low are dynamically alterable; however, a constant potential, V width , exists between them. Consideration of the values for V high and V low are provided in Section 3.2. Depending on the type of computing unit within the system, the nature of this runtime performance scaling varies. This can be achieved through simple DFS or using more sophisticated strategies such as DVFS and DPM through enabling/disabling different processing elements and peripherals at runtime. The combination of these different performance scaling strategies results in a number of fixed operating points (OP), where each has its own corresponding power consumption.
The Momentum control approach facilitates operation at any of these fixed OPs (between the lowest and the highest). Due to static power consumption, operating a system at its highest OP may often be the most energy efficient solution (when compared with operating it at a lower OP for a longer time). However, the power-neutral control scheme tracks the available power and hence cannot always operate at the highest OP, as this will increase the likelihood of power failure. Power failures occur when the consumed power exceeds the harvested power at a given instant and as a result, the system's state must be saved and eventually rebooted, introducing significant overhead in terms of power consumption and downtime.
In general, the latency associated with DFS (or DVFS) is lower than that associated with DPM (empirical validation of this assumption is provided in Section 5.2) activities such as enabling/disabling processing elements or peripherals at runtime. Therefore, the proposed methodology incorporates a hierarchy of power management activities, ranked by their latencies such that DFS (or DVFS) will be performed most readily and frequently to deal with micro variations in the harvested power supply, whereas DPM is applied to deal with macro variation in the harvested supply where this is supported by the platform. Figure 7 shows how the operating point is updated in the event of a threshold V low or V high being reached. Here, derivative control is applied to determine the DPM control response. Macro variation in the EH supply is detected using a timer τ that measures the time elapsed since the 93:10 D. Balsamo et al. previous update and hence estimates the derivative dV C /dt ≈ ΔV C /τ . If this value is larger than a specific gradient threshold parameter γ , then the control algorithm also considers DPM, else, only DFS (or DVFS) is considered. Algorithms that use this PN approach on both a MCU and MP-SoC are presented in Section 5, and hence more detailed information is explained there.
Maximum Efficiency Characterisation
As highlighted in Section 2.2, existing approaches for MPPT only allow maximum power transfer between the EH source and the large energy buffer, and rely on voltage regulators between the energy buffer and the workload (i.e., computing unit), to convert energy as efficiently as possible from the energy buffer to the load. This was shown in Figure 3 . However, these voltage regulators are often built-in on-chip and are often inefficient linear regulators due to their low cost. Momentum addresses this issue by considering the whole system efficiency as the voltage, V C , can be directly controlled. Figure 4 , the overall system efficiency is governed by two factors: the efficiency of the voltage regulation (η vr ) and the efficiency of the EH source (η eh ).
Overall System Efficiency. Considering again the schematic shown in
We will first consider the efficiency of the voltage regulation, η vr , given by
where P in is the power delivered by the EH source and P out the power delivered to the CPU cores. Figure 8 (a) illustrates this efficiency, η vr for two types of typical voltage regulator (DC-DC and LDO voltage regulators) for a single value of V out and I load . In practice, this efficiency will vary as the operating conditions (V out and I load ) change. In a similar way, to maximise P in such that the maximum source power P max is delivered, the efficiency of the energy harvester must also be considered, which will vary as the operating conditions (such as the operating voltage and power available to harvest) fluctuate. For example, when considering a typical photovoltaic (PV) cell, the power available to harvest is proportional to the solar irradiance or, for a micro wind turbine, proportional to the wind speed. The efficiency of the EH source is given by
Figure 8(b) shows how this efficiency, η eh , varies with voltage for a typical PV cell and micro wind turbine. Here, readings are shown for one set of operating conditions. Combining these, the overall system efficiency will be a product of η eh and η vr ,
and will therefore vary with the operating voltage V C , load current I load , and the power available to harvest, P max .
As an example of this, Figure 9 shows the overall efficiency η eh η vr of the system presented in Figure 4 where the EH source is a PV cell, the rectifier is a Schottky diode, and the voltage regulator is a switching (DC-DC) converter. Figure 10 shows the same system with a low drop-out (LDO) linear regulator. In this second case, the voltage regulator has a significant impact on the overall system efficiency and MPP location. Five efficiency curves are shown corresponding to five increasing values of solar irradiance from Ir 0 to Ir 4 . The maximum efficiency (V η−max ) for each value of irradiance is marked, and varies significantly with respect to solar irradiance. Figure 11 shows the power output characteristics and the maximum efficiency (Max. Eff.) for the system presented in Figure 9 . For a system to operate with maximum efficiency, it is important that the system's operating point closely matches the MPP for a given value of irradiance. Therefore, the proposed power output tracking scheme will maintain the system operating voltage between V hiдh (t ) and V low (t ), which are defined as
Maximum Efficiency Tracking Approach.
and
where V η−max (t ) is the voltage corresponding to the MPP at a given time t. To reduce the software overheads of this approach, the domain of V hiдh (t ) and V low (t ) is quantised in N discrete values, V hiдh [i] and V low [i] , with i varying between 0 and N-1. These values are selected aiming for the system to operate in the region of maximum efficiency (dark grey area in Figure 11 ). To achieve this, the power domain is also quantised into N discrete sectors (from Figure 12 illustrates the operation of the power-neutral tracking scheme. Initially, the power is estimated to classify the power sector in which the device is operating. According to this classification, thresholds V hiдh and V low are then set. If V C crosses V hiдh or V low , then a voltage interrupt is generated, causing the system to scale its own performance (and hence power consumption, as described in Section 3.1).
All previous related work requires additional hardware to perform this estimation, by evaluating the harvested power output (e.g., by sampling the energy harvesting source status periodically) or the harvesting conditions (e.g., using a pilot harvester). Momentum tracks the maximum power point without using any external tracking or control units by exploiting the off-line MPP characterisation curve, in addition to the power-neutrality relationship: (where P in is the harvested power after regulation and P out is the power consumed by the processing element) to gain knowledge of the harvested power. The consumed power (P out ) can be estimated at runtime using existing power models [35] , and hence the harvested power (P in ) can be derived using Equation (6).
Transient Operation
To deal with the unstable EH source output, Momentum also includes transient operation where the system's state is saved to NVM as the power supply falls below V save and resumes operation when the power supply recovers (see Figure 5 ). The number of save and restore operations depends on the intermittency of the power source, meaning that it falls below the minimum operating point of the system. Depending on the type of computing unit within the system, transient operation can be included either as a customised library such as Hibernus [28] or, where present, through support from the OS (e.g., Ubuntu). A highly intermittent or very current-constrained source will therefore result in greater overhead being incurred, while a constant and stable source will have virtually no overhead as a result of the proposed approach.
SYSTEM MODELLING AND SIMULATION
To determine suitable values for the algorithmic parameters N and V width , we take into account the stability of the proposed approach in addition to the number of system interruptions that are incurred. We will first consider the stability of the system to successfully track V C . The system's response to a gradually rising voltage V C is shown in Figure 13 . As V C meets the upper threshold V hiдh the performance of the system is increased (hence a momentary drop in V C is observed as the change in operating point causes an energy overhead), following this, both thresholds are increased by a value V offset according to the next available operating point.
For the system to be stable, and the thresholds to track the voltage V C , the worst-case offset V offset must satisfy V offset < V width .
In addition to this, V offset is also related to the number of discrete power sectors, N , and the maximum efficiency curve used in the system. to a DC-DC converter. It can be observed that the largest value of V offset is present in the lowest ranked power sector (between P min and P max −abs /N ). Here, V offset is given by
where P max −abs is the absolute maximum power that can be obtained. For the PV cell with characteristics shown in Figure 14 , V offset has been evaluated for multiple values of N and plotted as shown in Figure 15 . However, to find suitable values for V width and V offset , we also need to consider the tradeoff that exists between accurate tracking of the MPP and the number of system interruptions (i.e., CPU overhead due to the time and energy needed for setting a new operating point) that are incurred. To evaluate this, the control approach was simulated with operating parameters relating to a typical MP-SoC. Figure 16 shows these simulation results, plotting the CPU time overhead as a function of V width . To minimise the software overhead of the proposed approach whilst still efficiently tracking the maximum efficiency, the acceptable CPU overhead has to be decided. For example, if it is decided that 0.5% CPU time is acceptable (less than 1% is typically acceptable), then this corresponds to V width = 0.12V.
From Equation (7), a value of V offset less than 0.12V must therefore be selected for the system to be stable. As above, V offset should be less than 0.12V to ensure system stability, corresponding to N equal to or greater than 8 (see Figure 15) . The same evaluation procedure can also be followed for a typical MCU and yields the values V width = 0.16V, N = 8.
EXPERIMENTAL CASE STUDY
To demonstrate that the proposed methodology is valid across different embedded computing scales, it was implemented on both MCU and MP-SoC platforms. In both cases, to minimise the software overhead, external low-power circuitry is used to generate hardware interrupts corresponding to V hiдh and V low . A schematic of this power management unit (PMU) is shown in Figure 17 . Here, a 10-bit digital-to-analogue converter (DAC) controlled by the processor is used to set the voltage thresholds V hiдh and V low . Two low-power analogue comparators are then used to compare these voltage levels to V C (post scaling by the potential divider R 1 , R 2 ). In the event that V C crosses a voltage threshold, the comparator output changes and an interrupt is generated.
For testing on an MCU, the TI MSP430FR5739 processor was used, which incorporates a 16-bit RISC CPU operating between 2V and 3.6V supporting operating frequencies up to 24MHz. Tests with this MCU were performed using a 50cm 2 PV cell as the EH source and benchmarked using a typical IoT-like application; a Fast Fourier Transform (FFT) analysis of three arrays, each holding 128 × 16-bit samples of tri-axial accelerometer data. Figure 18 characteristics of the MCU across multiple operating frequencies whilst running the FFT application. Here, the power consumption varies linearly with frequency.
For testing on an MP-SoC, the ODROID XU4, built around the Samsung Exynos5422 big.LITTLE processor, was used. This processor operates between 4V and 5.7V supporting frequencies in the range 0.2GHz to 2GHz. For testing purposes, a 1340cm 2 outdoor PV array was used to power the MP-SoC whilst running a face recognition algorithm using OpenCV to provide parallelised and CPU-intensive computation [36] (again, a typical long running IoT-like sensing application). Whilst the PV array used for evaluation is reasonably large, the PV array and additional capacitance adopted in this work form a proof-of-concept demonstration that Momentum can be applied to computing units of varying scale. Technological developments in the coming years should allow a much more compact form factor. Figure 18(b) shows a similar characterisation for the MP-SoC whilst running the face recognition algorithm.
For the MCU, no additional startup circuitry was required for booting the system reliably as the current consumption whilst V op > V min is negligible. In this case the system naturally boots itself to continue operation after a power failure. For larger systems, such as the MP-SoC, the current drawn whilst the supply is lower than the minimum operating voltage (V min ) can be significant. Momentum therefore assumes that the intermediate voltage regulator (cf. Figure 4) holds the computing unit in reset until V op > V min .
Power-neutral Control Scheme
The following sections outline the power-neutral control scheme when applied to the MCU and MP-SoC platforms. Due to the architectural differences between the two platforms, performance modulation varies from simple DFS (on the MCU) to DVFS and DPM (on the MP-SoC). To estimate the power consumption at runtime the MCU uses a simple look-up table, considering the linear dependency between the power consumption and the operating frequency (Figure 18(a) ), while the MP-SoC uses runtime CPU power modelling shown to be accurate ±3.8% [35] . Figure 19 shows the operation of the DFS control algorithm for the MCU. The algorithm waits for the supply voltage to be equal to V hiдh or V low . If the supply voltage is equal to V low , then a voltage interrupt is generated and the system responds by reducing the operating frequency, f clk . In a similar way, if the voltage rises to become equal to V hiдh , then f clk is increased.
MCU.

MP-SoC.
For the MP-SoC, we also provide DPM through the enabling/disabling of CPU cores at runtime (also known as core hot-plugging). In heterogeneous systems such as this, two or more CPU clusters with complementary power-performance characteristics are present, e.g., ARM big.LITTLE. This provides a greater degree of flexibility when considering runtime performance scaling. To leverage this, the proposed operating point selection algorithm takes into consideration this kind of architecture. Figure 20 shows the way in which the performance scaling response is determined for the MPSoC. Initially a timer τ is started. Following this, when V C becomes equal to V high or V low a hardware interrupt is generated. This prompts two forms of performance scaling response: (1) DVFS and (2) Core Scaling.
Due to the delay associated with DVFS typically being lower than that associated with DPM [37] , the first response is to scale the system's operating voltage-frequency to deal with micro variation in the harvested power supply. More specifically, the frequency (and consequently the associated voltage) is updated when an interrupt occurs to a new value between ( f 0 , f 1 . . . f N −1 ), depending on the previous operating frequency.
Following this, to deal with macro variation in the harvested supply, derivative control is applied to calculate a core hot-plugging response so that the number of active cores is proportional to dV C /dt.
To explain the core hot-plugging response for a heterogeneous architecture, two ternary core scaling factors: CS b and CS L (for "big" and "LITTLE" cores, respectively) are introduced. The core scaling factors may take one of three values 0, 1, or −1 where 1 denotes the addition of a core, −1 denotes the removal of a core, and 0 denotes no alteration.
Two constant gradient threshold parameters α and β are also defined for LITTLE and big cores, respectively, which represent the minimum gradient required to warrant a change in the existing core configuration, dt , an approximation is used shown in Equation (10),
Combining this with Equation (9), the response when the V low threshold is met is given by
and the response when the V hiдh threshold is met is given by
Energy Storage
In order for the system to react in a stable way to fluctuations in the harvested supply, a small amount of capacitance must be added. This is only present to support the system in the short-term whilst reacting and hence does not make the system energy neutral (it is not intended to smooth the supply variability over a long period of time). To calculate the minimum value of this capacitance, C, the latencies associated with performance scaling on both systems were considered. Table 1 shows the latency from receiving the interrupt to scaling the performance on the MCU using DFS, while Tables 2 and 3 show the latency from receiving the interrupt to scaling the performance using DVFS and DPM (respectively) on the ODROID XU-4 platform.
Using these data, the minimum value for the capacitance C can be found by considering the worst-case scenario, where the system must adapt its performance from the highest operating point to the lowest operating point due to a sudden and significant decline in harvested power. If C is large enough that it can hold sufficient charge to sustain the processor through this period, then the system should respond robustly to any input.
When considering the MCU, this charge simply corresponds to the worst-case frequency scaling latency 3 multiplied by the current draw of the system and so the minimum capacitance C is around 50nF. However, a minimum decoupling capacitance of 4.7μF is already recommended by manufacturers for this MCU, and hence no additional storage was added. This value is also sufficient to support the system when hibernating.
For the MP-SoC board, both the voltage and frequency scaling latencies δ f and core hot-plugging latencies δ cor e must be considered. The minimum charge required is therefore given by
This was practically evaluated for the ODROID XU-4 and found to be around 0.46 C, corresponding to a capacitance C of 15.4mF. A 47mF supercapacitor was added to the platform for the experiments in this article, as it was the next-highest component size readily available for purchase. For a system with power consumption between 2.5 and 4W, 47mF still represents a tiny capacitance that could only sustain system operation for around 0.2s. In both cases, as the worst-case latency associated with performance modulation (δ f for the MCU and δ f + δ cor e for the MP-SoC) is so small, the parasitic leakage across the capacitor over this time is negligible and so omitted in Equation (11) . If the source varies rapidly (with a period in the same order of magnitude as that of the latencies), then the approach will not be efficient due to the latency of system operation scaling. However, in the case of the MCU these latencies are negligible, and the system works reliably, even with rapidly varying EH sources (e.g., a micro wind turbine). In the case of the ODROID, the latencies are slightly higher but still acceptable for EH sources such as PV cells.
The CPU state is typically not the only volatile state in the system; for example, attached peripherals such as sensors or communication modules will also require their state to be saved on a power failure (when power-neutral operation can no longer continue). The approach that we present in this article is supplementary to existing transient approaches that have been proposed to accomodate this [38] .
RESULTS AND ANALYSIS
Testing with both boards was performed with controlled variable voltage supplies (Section 6.1) in addition to real photovoltaic energy harvesting sources (Section 6.2). This methodology is then compared against the state of the art (Section 6.3).
Response to a Controlled Supply
Both systems were initially tested using a controlled voltage supply to verify the basic operation of the proposed control scheme. Figure 21(a) shows the behavior of the MCU to a varying supply voltage, and Figure 21 (b) shows a similar plot for the MP-SoC with the addition of the system's core scaling response. The control scheme can be seen to operate successfully on both platforms, modulating frequency (and hence power consumption) with respect to the input voltage V C . In the case of the MP-SoC, it can also be observed that DPM is triggered much less often than DVFS, suggesting that the system is effectively and appropriately selecting long-term and short-term performance scaling responses.
Response to an Energy Harvesting Supply
Testing was then performed with the systems powered by energy harvesting, using the PV cells mentioned above (Section 6). Figure 22 shows the estimated available power and the power consumption of each system for comparison. The power was estimated using an additional "pilot" PV cell placed adjacent to the active cell ensuring that the incident solar irradiance is comparable. The open circuit voltage of this adjacent cell was then measured, and the corresponding MPP values were obtained. As shown in Figure 22 , the power consumed by the device closely matches the available harvested power, meaning that the system is operating under power neutrality. Figure 23(a) shows how the MCU performs when powered by an EH supply over time. Here, the voltage V C remains stable, remaining at, or very close to, V η−max for the duration of the test on the MCU showing correct MPPT behaviour. Figure 23 shows the same, but this time for the MP-SoC. In this case, V C again remains stable (around V η−max ), until 15:00, at which point the harvested power becomes insufficient to sustain power neutrality. Figure 24 shows the measured power consumption of the system over time, sampled every 5s for (a) the MCU and (b) the MP-SoC platforms. Here, the power consumption remains almost entirely within the bounds of V hiдh and V low where the time spent outside these bounds is generally where the harvested power supply is too low for the system to operate at the maximum efficiency voltage; this demonstrates correct MPP tracking behaviour. It can be observed that the points in Figure 24 (a) are grouped in discrete operating levels, whereas the operating points in Figure 24 (b) (for the MPSoC) are more evenly distributed. This is due to the fact that the power consumption of the MCU is relatively constant at a given operating point; however, on the MP-SoC, the power consumption varies more significantly, even at a constant operating point, due to the changing demands of the application and other Kernel tasks. Figure 25 shows the transient property of Momentum, whilst running on the MSP430 MCU. Here, the system is on; however, it remains in low-power mode until the voltage V C reaches the restore threshold, V restore (2.3V in this case). Once the system's state has been restored, the power-neutral tracking commences and continues until the voltage drops below the save threshold, V save (2.1V in this case). After saving the system's state, the MCU is placed in low-power mode before the power outage, demonstrating correct TC behaviour. 
Power Neutrality.
MPPT.
Transient Operation.
MPPT Technique
System Efficiency (%) Y. Kim et al. [40] 45-63% Y. Wang et al. [39] 84-92% C. Lu et al. [41] 33-40% D. Brunelli et al. [20] 50-80% Y. Y. Chou et al. [42] <82% Momentum >90% There are two main metrics to evaluate the quality of an MPPT approach: the efficiency of the power conversion circuit (that typically includes DC-DC converter, MPP controller, energy buffer, and voltage regulator) and the accuracy of the MPPT strategy. Table 4 compares the efficiency of the Momentum methodology, with established hardware-based MPPT approaches in Reference [39] (a converterless PV power system with the MPPT that directly supplies power to the load without the power converters or the energy storage element), Reference [40] (conventional MPPT baseline, which includes two cascaded converters and a supercapacitor), Reference [41] (low-overhead MPPT algorithm for micro-scale solar energy harvesting systems), Reference [20] (using an MPPT circuit that applies PWM control based on an additional pilot-cell), and Reference [42] (using a PFM control strategy).
Here, it can be observed that Momentum outperforms each of these existing approaches achieving a system efficiency greater than 90%. This is due to the fact that Momentum is not affected by the limited efficiency of power conversion circuitry, as it adopts an entirely software-based approach. The small efficiency losses that are present are due to the additional PMU circuit used to enable power-neutrality, which could be built-in on-chip.
The accuracy of the MPPT strategy used in Momentum was also measured and was found to track the corresponding MPP within ±5% for over 99% of the testing duration, comparable with other state-of-the-art MPPT algorithms.
Comparison Against Static and Power-neutral Approaches.
Momentum was also compared to other existing static approaches (Reference [28] and default Powersave Linux governor) and power-neutral control schemes, References [9] and [19] , which are state-of-the-art power-neutral control schemes for MCU and MP-SoC systems.
The results from these tests are shown in Table 5 (for the MCU) and Table 6 (for the MP-SoC). In both tests, the same EH conditions (controlled irradiance condition) were used to evaluate performance whilst running Momentum and the previously reported approaches. Momentum outperformed these existing static and power-neutral approaches, allowing the system to execute a higher number of instructions over the same amount of time due to the addition of dynamic MPPT. For the MCU running an FFT, the number of instructions executed was increased by 46% when compared to a static approach and 11% compared to a previous power-neutral approach. Despite the power required for memory access being dependent on the hardware configuration (e.g., type of memory), the proposed scheme significantly reduces the number of complete system interruptions and hence the number of read and write operations to NVM. This has been previously demonstrated in Reference [9] , and Table 5 documents a further improvement when compared to this prior work.
For the MP-SoC running a face recognition algorithm, the number of instructions executed was increased by 42% when compared to the Linux Powersave governor, and 9% compared to a previous power-neutral approach.
CONCLUSIONS
In this article, we have proposed Momentum, a broadly applicable methodology for maximising forward application execution in energy harvesting computing systems without introducing significant control overhead. The methodology combines three aspects: (1) a general approach for enabling power-neutral operation by dynamically scaling system performance; (2) a softwarebased MPPT scheme that benefits from the unique opportunity to modulate the voltage around which power-neutrality is achieved, such that the overall system efficiency is maximized; and (3) transient computing approaches to provide resilience against power outages. Performance scaling is provided through DFS and DPM and operates through a hierarchical control approach. The methodology significantly reduces circuit complexity compared to existing energy-neutral systems, as it does not require complex power conversion or bulky energy storage components. Furthermore, compared to alternative MPPT approaches, it requires no hardware to be added to the system. The methodology was validated experimentally on two different mobile (a low-power eight-core MP-SoC found in typical smart-phones) and embedded (an ultra low-power MCU operating from only the decoupling capacitance) platforms powered by PV energy harvesting. The results show that Momentum works correctly and effectively on both platforms, from both controlled energy sources and real energy harvesting devices, improving forward application execution by 11% when compared to existing power-neutral approaches, and 46% when compared to existing static approaches.
